Name of Faculty Discipline Semester

Lesson Plan

Ms. Sonam, Assistant Professor of CSE
Computer Science and Engineering
7TH (ODD)
Advance Computer Architecture (CSE-409 L)
15 weeks (from July/August-2020 to Nov/Dec-2020)
ours): Lectures-04 hours Subject Lesson Plan Duration Work Load (Lecture/Pra

Week	ad (Lecture/Practical) per week (in hours): Lectures-04 hours Theory			Topic Covered Date and Remarks		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Lecture- Day	Topic (Including Assignment/Test)	Date	HOD	Director- Principal	
	1	The State Of Computing, Fundamental of CPU	2400	1102	Director Trincipur	
1 st	2	Memory & I/O Trends in Technology				
	3	Multi Computers, Multiprocessor, Multi Vector				
	4	Power & Cost, Dependability Performance Evaluation				
	5	SIMD Computers				
2 nd	6	PRAM model				
	7	VLSI model				
	8	Problem on 1 st unit				
3 rd	9	Condition on Parallelism Program Partitioning				
		Program Partitioning				
	11	Program SCHEDULING				
	12	Program Flow Mechanism				
4 th	13	System Interconnect Architecture				
	14	Numerical on Scheduling				
	15	Component Used On interconnection				
	16	Problem on 2 nd unit				
5 th	17	Advance Processor Technology				
	18	Super Scalar Processor				
	19	Vector Processor				
	20	Memory Hierarchy Technology				
	21	Numerical on Memory				
6 th	22	Numerical on processor				
	23	Virtual memory technology				
	24	Problems on 3 rd unit				
7 th	24	1 st Minor Test				
	25			1		
8 th		Backplane Bus system				
	26 27	Cache Memory Organisation				
		Shared Memory Organisation				
	28	Sequential Consistency Model				
9 th	29	Numerical related to sequential model				
	30	Week Consistency Model				
	31	Numerical related to Model				
	32	Problem on 4 th unit				
10 th	33	Linear Pipeline Processor				
	34	Non linear Pipeline Processor				
	35	Instruction Pipeline Design				
	36	Arithmetic Pipeline design				
11 th	37	Superscalar Design				
	38	Super Pipeline Design				
	39	Multiprocessor System Interconnect				
	40	Cache Coherence				
12 th	41	Synchronization Mechanism				
	42	Message Passing Mechanism				
	43	Problem on 5 th unit				
	44	Problem on 6 TH unit				
	45	Vector Processing Principle		+		
13 th	46	Multi vector Processor				
	47				+	
		Compound Vector Processing		+		
14 th	48	Principle of Multi threading				
14"	40	2 nd Minor Test				
15 th	49	Data Flow Architecture				
	50	Hybrid Architecture				
	51	Numerical on Vector Processor				
	52	Problem Solution				